

RoHS


COMPLIANT


N-Channel 700 V(D-S) Power MOSFET

PRODUCT SUMMARY		
V _{DS} (V)	70	0
R _{DS(on)} (Ω) at 25 °C	$V_{GS} = 10 V$	1.36
Q _g Typ. (nC)	2	4
Q _{gs} (nC)	(3
Q _{gd} (nC)	1	1
Configuration	Sin	gle

FEATURES

- Low Gate Charge Q_g Results in Simple Drive Requirement
- · Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Compliant to RoHS directive 2002/95/EC





ABSOLUTE MAXIMUM RATINGS (T_C = 25 °C, unless otherwise noted)

PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-source voltage			V _{DS}	700	v
Gate-source voltage			V _{GS}	± 30	v
Continuous drain surrent (T 150 °C) f	V at 10 V	T _C = 25 °C	1	7	
Continuous drain current $(1_J = 150 \text{ C})^3$	uous drain current (T _J = 150 °C) ° V_{GS} at 10 V $T_C = 25 °C T_C = 100 °C$ I _D		5	А	
Pulsed drain current ^a			I _{DM}	18	
Linear derating factor				0.63	W/°C
Single pulse avalanche energy ^b			E _{AS}	56	mJ
Maximum power dissipation			PD	31	W
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150	°C	
Drain-source voltage slope	$T_J = T_J$	125 °C	-1) / / -1+	37	N//mm
Reverse diode dV/dt d			dV/dt	27	V/ns
Soldering recommendations (peak temperature) ^c	For	10 s		300	°C
Mounting torque	M3 s	screw		0.6	Nm

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature b. $V_{DD} = 50 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 28.2 mH, $R_g = 25 \Omega$, $I_{AS} = 2 \text{ A}$ c. 1.6 mm from case d. $I_{SD} \leq I_D$, dl/dt = 100 A/µs, starting $T_J = 25 \text{ °C}$ e. Limited by maximum junction temperature



THERMAL RESISTANCE RATI	NGS			
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum junction-to-ambient	R _{thJA}	43	65	°C/W
Maximum junction-to-case (drain)	R _{thJC}	3.1	4.0	0/10

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static				I			
Drain-source breakdown voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 250 μA	700	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I _D = 1 mA	-	0.73	-	V/°C
Gate-source threshold voltage (N)	V _{GS(th)}	V _{DS} =	: V _{GS} , I _D = 250 μA	2	-	4	V
		$V_{GS} = \pm 20 V$		-	-	± 100	nA
Gate-source leakage	I _{GSS}	١	$V_{\rm GS} = \pm 30 \text{ V}$	-	-	± 1	μA
Zara gata valtaga drain avreat		V _{DS} =	700 V, V _{GS} = 0 V	-	-	1	
Zero gate voltage drain current	IDSS	V _{DS} = 560 V	, V _{GS} = 0 V, T _J = 125 °C	-	-	10	μA
Drain-source on-state resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D = 3 A	-	1.36	-	Ω
Forward transconductance	9 _{fs}	V _{DS}	= 30 V, I _D = 3 A	-	2	-	S
Dynamic		·		*	•	•	
Input capacitance	C _{iss}	$V_{GS} = 0 V,$ $V_{DS} = 100 V,$ f = 1 MHz		410	820	-	pF
Output capacitance	C _{oss}			20	60	-	
Reverse transfer capacitance	C _{rss}			2	4	-	
Effective output capacitance, energy related ^a	C _{o(er)}			-	36	-	
Effective output capacitance, time related ^b	C _{o(tr)}	$v_{\rm DS} = 0.0$	$V_{DS} = 0 V$ to 560 V, $V_{GS} = 0 V$		117	-	
Total gate charge	Qg			-	24	48	
Gate-source charge	Q _{gs}	$V_{GS} = 10 V$	$I_D = 3 \text{ A}, V_{DS} = 520 \text{ V}$	-	6	-	nC
Gate-drain charge	Q _{gd}			-	11	-	
Turn-on delay time	t _{d(on)}	V _{DD} = 560 V, I _D = 3 A,		-	14	28	- ns
Rise time	t _r			-	12	24	
Turn-off delay time	t _{d(off)}	V _{GS} =	$V_{GS} = 10 \text{ V}, \text{ R}_{g} = 9.1 \Omega$		30	60	
Fall time	t _f	1		-	20	40	
Gate input resistance	Rg	f = 1 MHz, open drain		0.4	1.4	2.7	Ω
Drain-Source Body Diode Characteristic	S						
Continuous source-drain diode current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	7	
Pulsed diode forward current	I _{SM}			-	-	18	A
Diode forward voltage	V _{SD}	T _J = 25 °	C, I _S = 3 A, V _{GS} = 0 V	-	0.83	1.3	V
Reverse recovery time	t _{rr}			118	237	474	ns
Reverse recovery charge	Q _{rr}	T _J = 25 °C, I _F = I _S = 3 A, dl/dt = 100 A/ μ s ^{, V} _B = 25 V		-	2.2	-	μC
Reverse recovery current	I _{RRM}	u/dl =	$100 PV \mu S' R = 20 V$	-	16	-	A

Notes

a. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS} b. $C_{oss(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS}



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage

VBMB17R07






Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10 - Temperature vs. Drain-to-Source Voltage




Fig. 11 - Normalized Thermal Transient Impedance, Junction-to-Case






Fig. 12 - Switching Time Test Circuit




Fig. 13 - Switching Time Waveforms




Fig. 14 - Unclamped Inductive Test Circuit




Fig. 15 - Unclamped Inductive Waveforms




Fig. 16 - Basic Gate Charge Waveform





Fig. 17 - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit




a. $V_{GS} = 5 V$ for logic level devices

Fig. 18 - For N-Channel



u

TO-220 FULLPAK (HIGH VOLTAGE)



	MILLIN	METERS	INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.	
А	4.570	4.830	0.180	0.190	
A1	2.570	2.830	0.101	0.111	
A2	2.510	2.850	0.099	0.112	
b	0.622	0.890	0.024	0.035	
b2	1.229	1.400	0.048	0.055	
b3	1.229	1.400	0.048	0.055	
С	0.440	0.629	0.017	0.025	
D	8.650	9.800	0.341	0.386	
d1	15.88	16.120	0.622	0.635	
d3	12.300	12.920	0.484	0.509	
E	10.360	10.630	0.408	0.419	
е	2.54 BSC		0.100 BSC		
L	13.200	13.730	0.520	0.541	
L1	3.100	3.500	0.122	0.138	
n	6.050	6.150	0.238	0.242	
ØP	3.050	3.450	0.120	0.136	
u	2.400	2.500	0.094	0.098	
V	0.400	0.500	0.016	0.020	

Notes

1. To be used only for process drawing. 2. These dimensions apply to all TO-220, FULLPAK leadframe versions 3 leads. 3. All critical dimensions should C meet $C_{pk} > 1.33$. 4. All dimensions include burrs and plating thickness. 5. No chipping or package damage.



Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

Material Category Policy

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be oHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.