

Dual N-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A)	Q _g (Typ.)			
20	0.009 at V _{GS} = 4.5 V	10	15 nC			
	0.012 at V _{GS} = 2.5 V	8.0	15110			

SO-8 D_1 D_2 Top View

FEATURES


- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- 100 % UIS Tested
- 100 % R_g Tested
- Compliant to RoHS Directive 2002/95/EC




COMPLIANT HALOGEN **FREE**

APPLICATIONS

- Set Top Box
- Low Current DC/DC





N-Channel MOSFET

N-Channel MOSFET

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage		V _{DS}	20	V
Gate-Source Voltage		V _{GS}	± 12	V
	$T_C = 25 ^{\circ}\text{C}$ $T_C = 70 ^{\circ}\text{C}$		10 ^a	
Continuous Drain Current (T _J = 150 °C)	$T_{A} = 25 ^{\circ}\text{C}$	I _D	7.0 8.1 ^{b, c}	
	T _A = 70 °C		7.2 ^{b, c}	Α
Pulsed Drain Current		I _{DM}	44	, ,
Continuous Source-Drain Diode Current	$T_C = 25 ^{\circ}C$	I _S	3.25	
Continuous Gource Brain Blode Guirent	T _A = 25 °C	'5	1.88 ^{b, c}	
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	6	
Single Pulse Avalanche Energy	L = 0.111111	E _{AS}	1.45	mJ
	T _C = 25 °C		2.7	
Maximum Power Dissipation	T _C = 70 °C	P_{D}	1.77	W
Maximum Fower Dissipation	T _A = 25 °C	1 'b	1.78 ^{b, c}	VV
	T _A = 70 °C		1.14 ^{b, c}	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150	°C

THERMAL RESISTANCE RATINGS							
Parameter		Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient ^{a, c, d}	t ≤ 10 s	R _{thJA}	58	70	°C/W		
Maximum Junction-to-Foot (Drain)	Steady State	R _{th IF}	38	45	7 0/11		

Notes:

- a. Package limited, T_C = 25 °C.
 b. Surface Mounted on 1" x 1" FR4 board.
- d. Maximum under Steady State conditions is 110 °C/W.




Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static					L		
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	20			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μA		32		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA		- 5.0			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	0.5		1.0	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			± 100	nA	
Zara Oata Valta va Brain Oarrant	,	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$			1		
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 20 V, V _{GS} = 0 V, T _J = 55 °C			10	μΑ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	10			Α	
_		$V_{GS} = 4.5 \text{ V} I_{D} = 5 \text{ A}$		0.009			
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = 2.5 \text{ V}, I_D = 4 \text{ A}$		0.012		Ω	
Forward Transconductance ^a	9 _{fs}	V _{DS} = 10 V, I _D = 5 A		16		S	
Dynamic ^b							
Input Capacitance	C _{iss}			586			
Output Capacitance	C _{oss}	$V_{DS} = 10V, \ V_{GS} = 0 \ V, \ f = 1 \ MHz$		117		pF	
Reverse Transfer Capacitance	C _{rss}			55			
Total Oata Ohamus	0	$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$		15			
Total Gate Charge	Qg			3.7	5.6	20	
Gate-Source Charge	Q_{gs}	$V_{DS} = 10V$, $V_{GS} = 4.5$ V, $I_D = 5$ A		1.4		nC	
Gate-Drain Charge	Q_{gd}			1.05			
Gate Resistance	R _g	f = 1 MHz	0.8	4.3	8.6	Ω	
Turn-On Delay Time	t _{d(on)}			12	24		
Rise Time	t _r	V_{DD} = 10 V, R_L = 3 Ω		55	100		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		11	22		
Fall Time	t _f			8	16		
Turn-On Delay Time	t _{d(on)}			4	8	ns -	
Rise Time	t _r	V_{DD} = 10V, R_L = 3 Ω		9	18		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 5$ A, $V_{GEN} = 10$ V, $R_g = 1$ Ω		10	20		
Fall Time	t _f			6	12		
Drain-Source Body Diode Characteristi	cs						
Continuous Source-Drain Diode Current	I _S	$T_C = 25 ^{\circ}C$			2.35	۸	
Pulse Diode Forward Current	I _{SM}				24	_ ^	
Body Diode Voltage	V_{SD}	I _S = 2 A, V _{GS} = 0 V		0.8	1.2	V	
Body Diode Reverse Recovery Time	t _{rr}			11	20	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	I _F = 5 A, dI/dt = 100 A/μs, T _{.I} = 25 °C		4	8	nC	
Reverse Recovery Fall Time	t _a	$I_F = 3 \text{ A}$, $I_J = 25 \text{ C}$		7			
verse Recovery Rise Time t _b				4		ns	

Notes:


- a. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.












Source-Drain Diode Forward Voltage






 V_{GS} - Gate-to-Source Voltage (V)

On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power



* V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified


Safe Operating Area, Junction-to-Ambient






T_C - Case Temperature (°C)

Current Derating*






T_A - Ambient Temperature (°C)


Power, Junction-to-Ambient

^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Foot



SOIC (NARROW): 8-LEAD JEDEC Part Number: MS-012








	MILLIM	IETERS	INCHES		
DIM	Min	Max	Min	Max	
Α	1.35	1.75	0.053	0.069	
A ₁	0.10	0.20	0.004	0.008	
В	0.35	0.51	0.014	0.020	
С	0.19	0.25	0.0075	0.010	
D	4.80	5.00	0.189	0.196	
E	3.80	4.00	0.150	0.157	
е	1.27 BSC		0.050 BSC		
Н	5.80	6.20	0.228	0.244	
h	0.25	0.50	0.010	0.020	
L	0.50	0.93	0.020	0.037	
q	0°	8°	0°	8°	
S	0.44	0.64	0.018	0.026	
FCN: C-06527-Rev I 11-Sen-06					

ECN: C-06527-Rev. I, 11-Sep-06

DWG: 5498



RECOMMENDED MINIMUM PADS FOR SO-8



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

Material Category Policy

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be RoHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.